A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
نویسندگان
چکیده
Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. The main advantages of TTA are its simplicity and flexibility. In TTA processors, the special function units (SFUs) can be utilized to increase performance or reduce power dissipation. This paper presents a low-power globally synchronous locally asynchronous TTA processor using both asynchronous function units and synchronous function units. We solve the problem that use asynchronous circuits in TTA framework, which is a synchronous design environment. This processor is customized for a 1024-point FFT application. Compared to other reported implementations with reasonable performance. our design shows a significant improvement in energy-efficiency.
منابع مشابه
LP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography
Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also ha...
متن کاملInvited Presentation Low Power Locally Asynchronous Interlocked Pipelined CMOS Clock Circuits Operating at 3.3-4.5 GHz:
While it is possible to reduce processor clocking and latch power by adopting a globally asynchronous and locally synchronous approach, that approach tends to make the machine appear asynchronous at its highest level of description. In developing the circuitry of IPCMOS, we have taken rather the reverse approach, in which a globally synchronous processor is provided with locally asynchronous st...
متن کاملSystem integration by request-driven GALS design
A novel request-driven globally asynchronous locally synchronous (GALS) technique for the system integration of complex digital blocks is proposed. For this new GALS technique, an asynchronous wrapper compliant is developed and evaluated. This proposed GALS technique is applied to a baseband processor compatible with the wireless LAN standard IEEE 802.11a. The developed GALS baseband processor ...
متن کاملDesign and Implementation of Power Efficient Micro Pipelined GALS Based 2-D FFT Processor Core
Today’s complex SOC solutions demand low power processors. Synchronous processors which consume conveniently replaced by low power delay-insensitive (DI) asynchronous logic. In this paper, a Micro-pipelined GALS based 2D Fast Fourier Transform [FFT] Processor is designed and implemented to perform power, area and timing analysis. The implemented design has given power advantage of 78.22% and ti...
متن کاملGALSification of IEEE 802.11a Baseband Processor
In this paper a Globally Asynchronous Locally Synchronous (GALS) implementation of a complex digital system is discussed. The deployed asynchronous wrappers are based on a novel request-driven technique with embedded time-out function. Each GALS block is fitted with a local clock generator for flushing the internal pipeline stages when there are no incoming requests. This request-driven techniq...
متن کامل